Abstract-Security is the most important part in data communication system, where more randomization in secret keys increases the security as well as complexity of the cryptography algorithms. As a result in recent dates these algorithms are compensating with enormous memory spaces and large execution time on hardware platform. Field programmable gate arrays (FPGAs), provide one of the major alternative in hardware platform scenario due to its reconfiguration nature, low price and marketing speed. In FPGA based embedded system we can use embedded processor to execute particular algorithm with the inclusion of a real time operating System (RTOS), where threads may reduce resource utilization and time consumption. A process in the runtime is separated in different smaller tasks which are executed by the scheduler to meet the real time dead line using RTOS. In this paper we demonstrate the design and implementation of a 128-bit Advanced Encryption Standard (AES) both symmetric key encryption and decryption algorithm by developing suitable hardware and software design on Xilinx Spartan-3E (XC3S500E-FG320) device using an Xilkernel RTOS, the implementation has been tested successfully The system is optimized in terms of execution speed and hardware utilization.
I. INTRODUCTION
Data security is an essential objective for the military and diplomatic services which have many commercial uses and applications such as electronic banking, electronic mail, internet network service, messaging networks etc. As an efficient and cost-effective cryptographic algorithm AES [1] algorithm has broad applications, including smart cards and cellular phones, WWW servers and automated teller machines (ATMs). Establishing reliable communication between multiple FPGA systems/cards is an essential component for developing complex real time systems used for applications like real time data acquisition and processing [2, 3] . Though related work exists for FPGA based AES implementation [4, 5, 6, 7, 8, 9, 10, 11, 12] .But there exist no implementation based on real time data encryption and decryption over a communication interface between multiple FPGA systems using an RTOS, where each thread is capable of running the encryption and decryption individually.
Our proposed work is an FPGA based design and implementation of the AES-128 algorithm on Real Time Operating System. We have successfully established a secured link between two FPGA systems through RS232 link and have achieved good throughput with a minimum number of resource utilization, compared to the other existing works [13, 14, 15, 16, 17] . The total system functions like a complete system where data are taken from key board in real time by the FPGA, the encryption is done using a thread running on the RTOS. Through the RS232 communication link the cipher data is being transmitted to another FPGA, where the decryption is done by another thread of the RTOS. The decrypted data is visualized on the HyperTerminal for verification. The algorithm and the real time scenario of the system has been analyzed and its hardware utilization proves to be better compared to the related works [13, 14, 15] . The development platform of our work is Xilinx EDK 11.1 and has an RTOS we have chosen Xilinx owned Xilkernel [18] .
The organization of the paper is as follows, Section II describes the design-flow of the AES algorithm for both encryption and decryption process. Section III details out the Real time Operating System on Hardware, Section IV is discussed on proposed hardware architectural design. Section V briefs on the implementation, results and comparison with existing works and the concluding remarks are presented in Section VI. 
II DESIGN OVERVIEW OF AES

A. Encryption Process:
The Encryption and decryption process consists of a number of different transformations applied consecutively over the data block bits, in a fixed number of iterations, called rounds. The number of rounds depends on the length of the key used for the encryption process. For key length of 128 bits, the number of iteration required are 10 (N r = 10). As shown in Fig. 1(a) 4 + x 3 + x + 1. The element {00} is mapped to itself. Then affine transformation is applied (over GF (2)).
2) Shift Rows Transformation:
Cyclically shifts the rows of the state over different offsets. The operation is almost the same in the decryption process except for the fact that the shifting offsets have different values.
3) Mix Columns Transformation:
This transformation operates on the state column-by-column, treating each column as a four-term polynomial. The columns are considered as polynomials over GF (28) and multiplied by modulo x 4 + 1 with a fixed polynomial a(x) = {03} x 3 +{01} x 2 + {01} x+ {02}.
4) Add Round Key Transformation:
In this transformation, a Round Key is added to the state by a simple bitwise XOR operation. Each Round Key consists of N b words from the key expansion. Those N b words are each added into the columns of the state. Key Addition is the same for the decryption process.
5)Key Expansion:
Each round key is a 4-word (128-bit) array generated as a product of the previous round key, a constant that changes each round, and a series of S-Box lookups for each 32-bit word of the key. The Key schedule Expansion generates a total of N b *(N r + 1) words. 
B. Decryption Process:
For decryption, the same process occurs simply in reverse order, taking the 128-bit block of cipher text and converting it to plaintext by the application of the inverse of the four operations. AddRoundKey is the same for both encryption and decryption. However the three other functions have inverses used in the decryption process: Inverse SubBytes, Inverse ShiftRows, and Inverse MixColumns. This process is direct inverse of the encryption process. All the transformations applied in the encryption process are inversely applied to this process. Hence the last round values of both the data and key are first round inputs for the decryption process and follows in decreasing order as shown Fig. 1(b) . This is the brief description of the AES algorithm for details see the reference [1] .
III. REAL TIME OPERATING SYSTEM REAL -time embedded systems are typically designed for various purposes such as to control or to process data. Characteristics of real-time system include meeting certain deadlines at the right time. To achieve this purpose, real-time operating systems (RTOS) are often used, more specifically an RTOS is a piece of software with a set of APIs for users to develop applications [19] which requires deadline based execution. RTOSes are typically differentiated from generic OSes regarding the following criteria i.e. preemptive or priority-based scheduling, predictability in task synchronization, deterministic behaviors [19] . [10] .
• In the context of Xilkernel, a thread is the unit of execution and is analogous to a process. Threads are coded like functions.
• Xilkernel is structured as a library. The user application source files must link with Xilkernel to access Xilkernel functionality.
• The MicroBlaze kernel requires an external timer to generate periodic interrupts and this is the only hardware requirement that the kernel places.
• If an interrupt controller is present in the system, Xilkernel exports an interrupt handler registering mechanism and invokes the handlers after it preprocesses each hardware interrupt. As soon as the Xilkernel library is being called, the scheduler takes the responsibility to execute the thread in a sequential manner depending on type of scheduling imposed, control doesn't return back to main function for specific function call.
As far as the scheduling among the threads is concerned it can be either of the two types that Xilkernel supports, one is Round robin type and another of priority based [18] .
IV. HARDWARE ARCHITECTURAL DESIGN
The proposed work is implemented using the Xilinx EDK 11.1 (version) and Xilinx Spartan 3E FPGA prototyping board has been used for the hardware implementation and testing. Using the Xilinx platform studio from EDK (Embedded Development Kit) the hardware portion of the embedded system has been developed. A soft core 32-bit RISC processor Micro Blaze has been used as a CPU for this embedded computing unit and all the required soft core peripherals are UART 1(used for RS232 DCE (Data Circuit-Terminal Equipment) port), UART 2(used for RS232 DTE (Data Terminal Equipment) port). ). The blocks used to build up the FPGA based embedded computing unit is shown in Fig. 2 . Fig. 3 . Here "BRG" stands for "Baud Rate Generator" which controls the speed of the data communication in RS232 channel. Both receiver and sender side must work in the same band ratio otherwise data will be lost. BRG controls the received data store initially at received FIFO and the transmit data FIFO transfer the data through the transmitter Module (TX Module). Status and Control registers are used to check status of the FIFO whether it is full or empty and the control of RX (Receiver) and TX modules respectively.
VI .IMPLEMENTATION
The proposed architecture was synthesized using Xilinx ISE 11.1 [22] and was implemented on XC3S500e Spartan 3E FPGA Board [22] . The necessary software for this design is written using the feature-rich C/C++ code editor and compilation environment provided within the SDK (Xilinx Software Development Kit). The SDK provides an environment for creating software platforms and applications targeted for Xilinx embedded processor (MicroBlaze). SDK works with hardware designs created with Xilinx Platform Studio (XPS) [22] . We have tested the real time execution of the program in the hardware in RTOS environment. The Fig. 4 gives the work flow of the RTOS. Xilkernel (RTOS) can be configured by the software platform settings of the EDK. At the time of configuration we can also set the scheduling method, here we chose RoundRobin scheduling with specific time slice. The kernel starts with the execution of a static thread. The real time data are taken from the key board into the board 1 through RS232 port where the AES encryption process is going on. The encrypted plain text called cipher text is being sent to the board 2 using RS232 port. After receiving the cipher text, board 2 decrypts the encrypted text and converts to the plaintext again. This plaintext is being sent to the hyper terminal of a PC also connected with the board 2, through the RS232 interface. Fig.  5 shows the architectural picture of the proposed work.
A. Results
In This decrypted data is sent to the PC through an RS232 port and been verified using the hyper terminal interface (Fig. 8) . Table II shows the resource utilization of the FPGA in our design and Table III shows the execution time of our algorithm and the throughput of encryption and decryption from the equation given below: Throughput= (bits processed for encryption or decryption) / second 
B. Comparison with existing works
Table IV, shows the comparison of our work with the existing work and we can claim that our design proposes an efficient solution for the implementation of AES using the FPGA devices. The aim of this proposed design is to perform a real time data communication exhibiting a significant level of security and providing a faster processing time where necessary. The bit length of the key used in our experiment is 128 bit and the result is obtained successfully. The key width can be varied with a little modification in the algorithm. Though we have performed the real time encryption and decryption of data for RS232 serial communication the technique remains the same for Ethernet data communication using the EMAC core. In future we will try to perform the encryption and decryption of data where inputs will be audio, image, video data coming from different multimedia applications performed over FPGA. Usage of single FPGA with dual processor implementation, where one processor will execute the algorithm while other one will be responsible for input data acquisition, so that the executing processor can handle the algorithm without any interruption, will also be a good step in the world of hardware design.
